

CS & IT ENGINEERING

Computer Organization Architecture

Pipeline Processing

DPP- 02

Discussion Notes



By- Devvrat sir

Ans[A]

#Q. Consider the given set of instructions, which are having instruction format as follows :

Opcode, Destination operand, Source1, Source2

- | | | |
|--------------------------|-------------------------------------|-------|
| 1. <u>ADD</u> R2, R1, R0 | $\leftarrow R2 \leftarrow R1 + R0$ | I_1 |
| 2. MUL R4, R3, R2 | $\circ R4 \leftarrow R3 * R2$ | I_2 |
| 3. SUB R6, R5, R4 | $\rightarrow R6 \leftarrow R5 - R4$ | I_3 |
| 4. ADD R6, R7, R8 | $\rightarrow R6 \leftarrow R1 + R8$ | I_4 |
| 5. MUL R4, R9, R2 | $\circ R4 \leftarrow R9 * R2$ | I_5 |
| 6. SUB R9, R3, R4 | $\circ R9 \leftarrow R3 - R4$ | I_6 |

A 4, 2, 2

B 5, 2, 2

C 4, 1, 2

D 5, 1, 2

The number of RAW, WAW and WAR dependencies are respectively ?

4 2 2

RAW ↓
 ④ $I_1 - I_2$ (R2) $I_1 - I_5$
 $I_2 - I_3$ (R4) $I_5 - I_6$
 ↑

4 2 2

WAW
 ② $I_2 - I_5$ (R4)
 $I_3 - I_4$ (R6)

WAR-②

#Q. Consider the given set of instructions, which are having instruction format as follows :

Opcode, Destination operand, Source1, Source2

1. ADD R2, R1, R0	$R2 \leftarrow R1 + R0$
2. MUL R4, R3, R2	$R4 \leftarrow R3 * R2$
3. SUB R6, R5, R4	$R6 \leftarrow R5 - R4$
4. ADD R6, R7, R8	$R6 \leftarrow R7 + R8$
5. MUL R7, R1, R2	$R7 \leftarrow R1 * R2$
6. SUB R1, R3, R4	$R1 \leftarrow R3 - R4$

$I_1 - I_2 (R2)$

$I_2 - I_3 (R4)$

$K=5$

RAW - 2

The given instructions are executed in a 5 segment instruction pipeline which has segments as: Instruction Fetch, Instruction Decode, Operand Fetch, Execution and Write Back.

$$k=5$$

$$h=6$$

$$(K+n-1) = 5+6-1 = 10 \text{ cycles}$$

The speed up is calculated as follows :

$$\text{Speed up} = \frac{\text{Number of cycles needed without operand forwarding}}{\text{Number of cycles needed with operand forwarding}} = \frac{14}{10} = 1.4$$

$10 + 2 \times 2 = 14$
 $= 10 \text{ cycles.}$

Ans.

Speed of the pipeline (correct up to 1 decimal place) for execution of above instructions is 1.4 ?

$$\begin{array}{l} \text{IF, ID, OF, EX, WB} \\ \text{I}_1 \Rightarrow R_2 \leftarrow R_1 + R_3 \\ \text{I}_2 \Rightarrow R_5 \leftarrow (R_2) + R_7 \end{array}$$

$$\# \text{ of stall cycles} = 5 - 3 = 2 \text{ stall cycles}$$

#Q. The instruction pipeline of a RISC processor has the following stages: Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Writeback (WB). The IF, ID, OF and WB stages take 1 clock cycle each for every instruction. Consider a sequence of 200 instructions. In the PO stage, 40 instructions take 4 clock cycles each, 65 instructions take 2 clock cycles each, and the remaining instructions take 1 clock cycle each. Assume that there are 20 instructions which cause 2 stalls each due to data hazards and there are no control hazards in program.

The number of clock cycles required for completion of execution of the sequence of instruction is 429 ?

$$K=5$$

$$n=200$$



of stalls cycle due to 40 $\text{ln}(5) = 40(4-1) = 120$

$$(K+n-1)$$

// // // 65 // = 65(2-1) = 65 // ^{stall cycles}

of stalls due to data hazard for 20 $\text{ln}(5) = 20 \times 2 = 40$

$$\text{total stalls} = 120 + 65 + 40$$

$$= 225 \text{ stall cycle.}$$

$$\text{total cycles} = (K+n-1) + 225$$

$$= (5+200-1) + 225$$

$$= 204 + 225$$

$$= \underline{429}$$

[NAT]



$$t_p = \max(6, 5, 8, 6, 7) = 8 \text{ n sec.}$$

#Q. Consider a 5-stage instruction pipeline, where the stages take delays of 6 nanoseconds, 5 nanoseconds, 8 nanoseconds, 6 nanoseconds and 7 nanoseconds respectively. When an application is executing on this 5-stage pipeline, consider 20% of the instructions incur 3 pipeline stall cycles. The speed up (correct up to 2 decimal places) of the pipeline as compared to its corresponding non-pipeline system is 2.50 ?

$$S = \frac{32}{12.8} = \underline{\underline{2.50}} \quad \text{Execution time in Non-Pipeline} = 6 + 5 + 8 + 6 + 7 = 32 \text{ n sec.}$$

$$\begin{aligned} \text{Exe}^{\text{on}} \text{ time in Pipeline} \\ &= 1.6 \times 8 \\ &= 12.8 \end{aligned}$$

100%
20%
2 stalls

$$\begin{aligned} \# \text{ of Stalls/Inst} &= 0.2 \times 3 = 0.6 \\ \text{CPI in Pipeline} &= 1 + 0.6 = \underline{\underline{1.6}} \end{aligned}$$

#Q. Consider a non-pipelined processor operating at 10 GHz. It takes 4 clock cycles to complete an instruction. The same processor is upgraded to pipelined processor with 5 stages but clock rate is reduced to 8GHz. A program is executed on these processors which has 8% load/store instructions, 12% branch instructions and remaining ALU instructions. The memory access instructions cause 1 clock cycles each if there is no any cache miss but cause 40 cycles with cache miss. The 40% of all branch instructions cause 2 stalls each. There is no any stall associated with ALU instructions. Assume that cache has 94% hit. The speed up (round of up to 2 decimal place) achieved by pipeline over the non-pipeline processor for this program is 2.35 ?

$$S = \frac{0.4}{0.1704} = 2.347 \Rightarrow \boxed{2.35}$$

$$\text{cycle time in non pipeline} = \frac{1}{10\text{GHz}} = 0.1\text{ nsec}$$

$$t_p = \frac{1}{8\text{GHz}}$$

$$= 0.125\text{ nsec}$$

$$\text{Execution time for an } \text{In}^n \text{ in NP} = 0.1 \times 4 = 0.4\text{ nsec}$$

8% Load/Store In^n

$$\text{Exc}^n \text{ time in Pipeline} = 0.08 (0.94 \times 1 + 0.06 \times 4)$$

Pipeline

$$= 1.3632 \times 0.125$$

$$= \underline{0.1704}$$

$$0.08 (0.94 + 2.4)$$

$$= \underline{0.2672}$$

$$(PI = 1 + 0.2672 + 0.096)$$

$$= 1.3632$$

Prog 10%

88%
0 Stall

12% branch

40%
2 Stalls

60%
0 Stalls

$$= 0.12 \times 0.4 \times 2$$

$$= \underline{0.096}$$

[MCQ]



(6, 5, 8, 6, 7)

$$6 + 5 + 8 + 6 + 7 = 32 \text{ nsec}$$

Ans [B]

#Q. Which of the following statements is/are false regarding pipelining?

n=1

NOT true

$$t_p = 8 \text{ nsec}$$

$$(k+n-1)8 = (5+1-1)8 = 5 \times 8 = 40 \text{ nsec}$$

- A** ☒ For single input non-pipeline can perform better than equivalent pipeline system
- B** ☒ Pipeline can be fruitful when multiple different processing is applied over multiple inputs
same
- C** ☒ Pipeline with single segment cannot provide parallel processing
- D** ☒ Non-pipeline system does not require intermediate registers/buffer for synchronization



Ans [C]

#Q. Consider a 6 segment pipeline in which all segments take 1 cycle for each instructions except the execution phase. Execution phase takes 3 cycle for MUL multiply instruction, 6 cycles for division instruction and 1 cycle for addition and 1 cycle subtraction instruction. Suppose a code segment is executed on this pipeline in which total 8 instructions are executed and total 29 cycles needed for execution. Which of the following option(s) is/are correct regarding number of instructions of each type ?

A

ADD	SUB	MUL	DIV
2	2	2	2

B

ADD	SUB	MUL	DIV
1	1	3	3

C

ADD	SUB	MUL	DIV
1	2	<u>3</u>	2

D

ADD	SUB	MUL	DIV
2	1	2	3

$$\underline{K=6} \quad n=8 = K+n-1 = (6+8-1) = \underline{13}$$

of stalls cycles due to MUL = $3-1=2$ stall cycles.

// // // // DIV = $6-1=5$ " "

ADD = $1-1=0$

SUB = $1-1=0$

(A) total stalls = $2 \times 2 + 2 \times 5 = 14 + \underline{13} = 27$ cycles.

(B) // // = $3 \times 2 + 3 \times 5 = 6 + 15 = 21 + 13 = 34$ cycle.

// // = $3 \times 2 + 2 \times 5 = 16 + 13 = 29$ cycles

// // = $2 \times 2 + 3 \times 5 = 19 + 13 = 32$ cycles.

(D)



THANK - YOU